#

silicon-design

Here is 1 public repository matching this topic...

vyges / vyges-ip-template

🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation

template opensource asic hardware systemverilog ip-core openlane hardware-ip vyges silicon-design

Updated Nov 22, 2025
Python

Improve this page

Add a description, image, and links to the silicon-design topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the silicon-design topic, visit your repo's landing page and select "manage topics."