-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathtestMemorySequential.py
More file actions
42 lines (29 loc) · 826 Bytes
/
testMemorySequential.py
File metadata and controls
42 lines (29 loc) · 826 Bytes
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
from DRAMsimWrapper.memory_system import *
import ctypes
import numpy as np
def callback_read(i):
pass
def callback_write(i):
pass
memsys = MemorySystem(u'./MemoryConfigs/DDR3_1Gb_x8_1333.ini',u'./runs',callback_read,callback_write)
base_addr = 0
stride = 64
curr_addr = base_addr
cycles = 0
while curr_addr != 6400:
memsys.ClockTick()
cycles = cycles + 1
if(memsys.WillAcceptTransaction(curr_addr, True)):
memsys.AddTransaction(curr_addr, True)
curr_addr = curr_addr + stride
print(cycles)
cycles = 0
curr_addr = base_addr
while curr_addr != 6400:
memsys.ClockTick()
cycles = cycles + 1
if(memsys.WillAcceptTransaction(curr_addr, False)):
memsys.AddTransaction(curr_addr, False)
curr_addr = curr_addr + stride
print(cycles)
memsys.PrintStats()