Project for the Structure of Computing System course I had to design and implement a CISC CPU with 3 different addressing modes in VHDL. register immediate indirect