Skip to content

RGExpert/CISC-CPU

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
 
 
 
 
 
 
 
 

Repository files navigation

Project for the Structure of Computing System course

I had to design and implement a CISC CPU with 3 different addressing modes in VHDL.

  • register
  • immediate
  • indirect

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages