feat: Add support for FPGAs connected via the vfio-platform driver#783
feat: Add support for FPGAs connected via the vfio-platform driver#783IgnoreWarnings wants to merge 7 commits into
Conversation
stv0g
left a comment
There was a problem hiding this comment.
This is a first round of review. I will need to go a bit deeper into the actual logic.
Some general things:
- Please reformat all your changes with clang-format
- Make sure your comments have a DCO sign-off (the CI check is failing)
- Please try to consolitate/stash your commits in a way it makes the code easier to review. E.g. not everything into one commit, but smaller groups of changes which are logically belong together.
|
This is just a draft to track the progress. It's clear that it needs squashing, signing-off and formatting. It may also make sense to split it into multiple PRs. |
|
Oh okay, sorry I did not see that this PR was a draft. |
I accidentally opened a PR at first and then changed to draft. Since this is work in progress, many of the changes requested are already outdated/fixed. |
5b5091e to
e2cd4d8
Compare
ef5fd45 to
45f732b
Compare
| // Save ID in card so we can create mappings later when needed (e.g. when | ||
| // allocating DMA memory in host RAM) | ||
| card->addrSpaceIdDeviceToHost = | ||
| mm.getOrCreateAddressSpace("zynq_ultra_ps_e_0/HPC0_DDR_LOW"); |
There was a problem hiding this comment.
does this need to be hardcoded?
6a5ec9d to
5f3568c
Compare
d8ddbb4 to
1ebb82c
Compare
8e3b9e4 to
f27fc62
Compare
5d2285c to
750054c
Compare
bbaf170 to
49eaace
Compare
ce7b4e5 to
d337dcb
Compare
feb758e to
cf867dd
Compare
e967d1a to
cce53cb
Compare
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
Signed-off-by: Pascal Bauer <pascal.bauer@rwth-aachen.de>
|
Merged through individual PRs |
DO NOT MERGE!
This is a draft only to discuss and track progress. Changes will come in smaller PRs.
Integration of platform based fpgas.
Current Status:
Working:
✅ VFIO Driver binding
✅ VFIO Writing to registers / configuring devices
✅ VFIO interrupts
✅ Hardware loopback verified working
Not working:
❌ Some memorygraph mappings from host RAM (dma required) are incorrect / hardcoded. Zynq only has one master addrSpace, but needs mapping to all ram areas.