Skip to content

Zj-Lan/VHDL_Advanced-Digital-System

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

VHDL-for-Advanced-Digital-System

VHDL projects for learning Advanced Digital System

Development Platform: IntelFPGA 17.1


  • A1:

    • Majority circuit
    • Subtractor Circuit
    • 16x1 mux
  • A2:

    • Hospital ward service
  • A3:

    • Electronic Based Car Wash Controller
  • A4:

    • Remote Temperature Monitoring Device
  • Final project:

    • Multifunction Digital Clock, project report PDF

      1. Normal clock function: design a digital clock circuit with hour, minute, second displaying via LED digital tubes, and timing by 24 hours.
      2. Stopwatch function: design a stopwatch that can accurately measure time, through the dynamic digital tube displaying minutes, seconds and milliseconds.
      3. Alarm clock function: can be set in a time to ring alarm bells.
      4. Calibration function: can manually adjust hours, minutes and seconds to calibrate the time.

About

VHDL projects for learning Advanced Digital System

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors