Skip to content
View agn77's full-sized avatar

Block or report agn77

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. fpgaCamera fpgaCamera Public

    Impleting an OV7670 CMOS camera module with DE10-Standard FPGA

    VHDL 9 2

  2. SoC_NiosII SoC_NiosII Public

    SoC projects using the Nios II cpu on the altera DE10-Standard FPGA

    Verilog 2

  3. mipspipeline mipspipeline Public

    Single Cycle Pipeline MIPS Processor

    Verilog 1

  4. AudioCodecController AudioCodecController Public

    Audio Codec Controller using the DE10-Standard FPGA

    VHDL 1

  5. MIPS MIPS Public

    Verilog

  6. ENGR-476---Computer-Communications-and-Networks ENGR-476---Computer-Communications-and-Networks Public

    Lab Assignments

    C 1