-
Notifications
You must be signed in to change notification settings - Fork 1.5k
use small lock in following files #15302
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
|
[Experimental Bot, please feedback here] No, this PR description does not adequately meet the NuttX requirements. Here's why and how to fix it: Missing Information in Summary:
Missing Information in Impact:
Missing Information in Testing:
Example of an improved Summary: This PR optimizes locking mechanisms in several drivers for RISC-V and Xtensa platforms to improve performance. The existing use of larger locks caused contention and limited throughput, particularly noticeable in network and storage operations. This change replaces the larger locks with smaller, more fine-grained locks in specific code sections within the LiteX EMAC, MPFS CoreMMC, MPFS USB, and ESP32/ESP32S2/ESP32S3 idle and RTC drivers. This change addresses NuttX Issue #XXXX. By providing this level of detail, reviewers can understand the context of your changes, assess their impact, and verify their correctness. This leads to faster reviews and higher-quality contributions to the NuttX project. |
arch/risc-v/src/litex/litex_emac.c arch/risc-v/src/mpfs/mpfs_coremmc.c arch/risc-v/src/mpfs/mpfs_usb.c arch/xtensa/src/esp32/esp32_idle.c arch/xtensa/src/esp32/esp32_rtc_lowerhalf.c arch/xtensa/src/esp32s2/esp32s2_idle.c arch/xtensa/src/esp32s2/esp32s2_lowputc.c arch/xtensa/src/esp32s2/esp32s2_lowputc.h arch/xtensa/src/esp32s2/esp32s2_rtc_lowerhalf.c arch/xtensa/src/esp32s3/esp32s3_idle.c Signed-off-by: hujun5 <hujun5@xiaomi.com>
|
Hi @hujun260: |
|

Summary
use small lock in following files
arch/risc-v/src/litex/litex_emac.c
arch/risc-v/src/mpfs/mpfs_coremmc.c
arch/risc-v/src/mpfs/mpfs_usb.c
arch/xtensa/src/esp32/esp32_idle.c
arch/xtensa/src/esp32/esp32_rtc_lowerhalf.c
arch/xtensa/src/esp32s2/esp32s2_idle.c
arch/xtensa/src/esp32s2/esp32s2_lowputc.c
arch/xtensa/src/esp32s2/esp32s2_lowputc.h
arch/xtensa/src/esp32s2/esp32s2_rtc_lowerhalf.c
arch/xtensa/src/esp32s3/esp32s3_idle.c
arch/xtensa/src/esp32s3/esp32s3_rtc_lowerhalf.c
Impact
arch/risc-v/src/litex/litex_emac.c
arch/risc-v/src/mpfs/mpfs_coremmc.c
arch/risc-v/src/mpfs/mpfs_usb.c
arch/xtensa/src/esp32/esp32_idle.c
arch/xtensa/src/esp32/esp32_rtc_lowerhalf.c
arch/xtensa/src/esp32s2/esp32s2_idle.c
arch/xtensa/src/esp32s2/esp32s2_lowputc.c
arch/xtensa/src/esp32s2/esp32s2_lowputc.h
arch/xtensa/src/esp32s2/esp32s2_rtc_lowerhalf.c
arch/xtensa/src/esp32s3/esp32s3_idle.c
arch/xtensa/src/esp32s3/esp32s3_rtc_lowerhalf.c
Testing
ci