Skip to content

Conversation

@multiverstack-intellif
Copy link
Contributor

@multiverstack-intellif multiverstack-intellif commented Sep 29, 2022

If a block both read and write a buffer, it cannot do cache read/write separately, otherwise dependency breaks. This primitive perform cache read & write together to keep IR correct.
cc @Hzfengsy @wrongtest-intellif

@multiverstack-intellif multiverstack-intellif changed the title [TIR][Schedule] Add cache_buffer primitive to cache opaque buffer. [TIR][Schedule] Add cache_buffer primitive to cache opaque buffer Sep 29, 2022
@multiverstack-intellif multiverstack-intellif force-pushed the cache_buffer branch 5 times, most recently from ec34a74 to 471bb36 Compare September 29, 2022 13:35
@multiverstack-intellif multiverstack-intellif marked this pull request as ready for review September 30, 2022 01:39
@Hzfengsy Hzfengsy changed the title [TIR][Schedule] Add cache_buffer primitive to cache opaque buffer [TIR][Schedule] Add cache_inplace primitive to cache opaque buffer Oct 9, 2022
Copy link
Member

@Hzfengsy Hzfengsy left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM. Thanks @multiverstack-intellif for adding new primitives!

@Hzfengsy Hzfengsy merged commit f21b5ca into apache:main Oct 10, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants