Skip to content

Ppc tabort #1470

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
catenacyber wants to merge 3 commits into from
Closed

Ppc tabort #1470

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
b75ed40
Right endianness for ppc platforms
catenacyber May 3, 2019
e34fc02
Right decoding for tabort ppc instructions
catenacyber May 3, 2019
26e73ed
Revert "Right endianness for ppc platforms"
catenacyber May 7, 2019
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 4 additions & 4 deletions arch/PowerPC/PPCGenAsmWriter.inc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6040,9 +6040,9 @@ static void printInstruction(MCInst *MI, SStream *O)
break;
case 17:
// TABORTDC, TABORTDCI, TABORTWC, TABORTWCI
printU5ImmOperand(MI, 1, O);
printU5ImmOperand(MI, 0, O);
SStream_concat0(O, ", ");
printOperand(MI, 2, O);
printOperand(MI, 1, O);
SStream_concat0(O, ", ");
break;
case 18:
Expand Down Expand Up @@ -6184,12 +6184,12 @@ static void printInstruction(MCInst *MI, SStream *O)
break;
case 17:
// TABORTDC, TABORTWC
printOperand(MI, 3, O);
printOperand(MI, 2, O);
return;
break;
case 18:
// TABORTDCI, TABORTWCI
printU5ImmOperand(MI, 3, O);
printU5ImmOperand(MI, 2, O);
return;
break;
case 19:
Expand Down
4 changes: 2 additions & 2 deletions arch/PowerPC/PPCGenDisassemblerTables.inc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -5328,15 +5328,15 @@ static DecodeStatus fname(DecodeStatus S, unsigned Idx, InsnType insn, MCInst *M
return S; \
case 73: \
tmp = fieldname(insn, 21, 5); \
if (DecodeCRRC0RegisterClass(MI, tmp, Address, Decoder) == MCDisassembler_Fail) { return MCDisassembler_Fail; } \
if (decodeUImmOperand(MI, tmp, Address, Decoder, 5) == MCDisassembler_Fail) { return MCDisassembler_Fail; } \
tmp = fieldname(insn, 16, 5); \
if (DecodeGPRCRegisterClass(MI, tmp, Address, Decoder) == MCDisassembler_Fail) { return MCDisassembler_Fail; } \
tmp = fieldname(insn, 11, 5); \
if (DecodeGPRCRegisterClass(MI, tmp, Address, Decoder) == MCDisassembler_Fail) { return MCDisassembler_Fail; } \
return S; \
case 74: \
tmp = fieldname(insn, 21, 5); \
if (DecodeCRRC0RegisterClass(MI, tmp, Address, Decoder) == MCDisassembler_Fail) { return MCDisassembler_Fail; } \
if (decodeUImmOperand(MI, tmp, Address, Decoder, 5) == MCDisassembler_Fail) { return MCDisassembler_Fail; } \
tmp = fieldname(insn, 16, 5); \
if (DecodeGPRCRegisterClass(MI, tmp, Address, Decoder) == MCDisassembler_Fail) { return MCDisassembler_Fail; } \
tmp = fieldname(insn, 11, 5); \
Expand Down