Popular repositories Loading

1. clock-management-unit clock-management-unit Public

   A comprehensive clock management IP core with multiple divider types and glitch-free switching

   Verilog

2. async-fifo async-fifo Public

   Parameterizable Asynchronous FIFO with Gray Code Synchronization - A robust clock domain crossing solution in SystemVerilog

   SystemVerilog