Skip to content
This repository was archived by the owner on Oct 12, 2022. It is now read-only.
/ druntime Public archive

Fix rt.arrayint (RAX instead of EAX for 64-bit inline asm) #1816

Merged
dlang-bot merged 1 commit into from
Apr 23, 2017
Merged

Fix rt.arrayint (RAX instead of EAX for 64-bit inline asm) #1816

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
20 changes: 10 additions & 10 deletions src/rt/arrayint.d
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1252,8 +1252,8 @@ T[] _arraySliceExpMinSliceAssign_i(T[] a, T value, T[] b)
align 4;
startaddsse2u:
add RSI, 32;
movdqu XMM0, [EAX];
movdqu XMM1, [EAX+16];
movdqu XMM0, [RAX];
movdqu XMM1, [RAX+16];
add RAX, 32;
psubd XMM0, XMM2;
psubd XMM1, XMM2;
Expand All @@ -1279,8 +1279,8 @@ T[] _arraySliceExpMinSliceAssign_i(T[] a, T value, T[] b)
align 4;
startaddsse2a:
add RSI, 32;
movdqa XMM0, [EAX];
movdqa XMM1, [EAX+16];
movdqa XMM0, [RAX];
movdqa XMM1, [RAX+16];
add RAX, 32;
psubd XMM0, XMM2;
psubd XMM1, XMM2;
Expand Down Expand Up @@ -1310,8 +1310,8 @@ T[] _arraySliceExpMinSliceAssign_i(T[] a, T value, T[] b)
align 4;
startmmx:
add RSI, 16;
movq MM0, [EAX];
movq MM1, [EAX+8];
movq MM0, [RAX];
movq MM1, [RAX+8];
add RAX, 16;
psubd MM0, MM2;
psubd MM1, MM2;
Expand Down Expand Up @@ -1546,8 +1546,8 @@ T[] _arrayExpSliceMinSliceAssign_i(T[] a, T[] b, T value)
align 4;
startaddsse2a:
add RSI, 32;
movdqa XMM2, [EAX];
movdqa XMM3, [EAX+16];
movdqa XMM2, [RAX];
movdqa XMM3, [RAX+16];
movdqa XMM0, XMM4;
movdqa XMM1, XMM4;
add RAX, 32;
Expand Down Expand Up @@ -1579,8 +1579,8 @@ T[] _arrayExpSliceMinSliceAssign_i(T[] a, T[] b, T value)
align 4;
startmmx:
add RSI, 16;
movq MM2, [EAX];
movq MM3, [EAX+8];
movq MM2, [RAX];
movq MM3, [RAX+8];
movq MM0, MM4;
movq MM1, MM4;
add RAX, 16;
Expand Down