Test failure _Vector128_ro::JIT.HardwareIntrinsics.General._Vector128.Program.LessThanOrEqualAnySingle()

[v-wenyuxu]

Failed in: runtime-coreclr jitstress-random 20230917.1

Failed tests:

coreclr linux arm Checked jitstress_random_2 @ (Ubuntu.1804.Arm32.Open)Ubuntu.1804.Armarch.Open@mcr.microsoft.com/dotnet-buildtools/prereqs:ubuntu-18.04-helix-arm32v7
    - _Vector128_ro::JIT.HardwareIntrinsics.General._Vector128.Program.LessThanOrEqualAnySingle()

Error message:

One or more scenarios did not complete as expected.

Stack trace:

   at JIT.HardwareIntrinsics.General._Vector128.Program.LessThanOrEqualAnySingle() in /__w/1/s/artifacts/tests/coreclr/obj/AnyOS.x64.Checked/Managed/JIT/HardwareIntrinsics/General/Vector128/Vector128_ro/Vector128_ro/gen/LessThanOrEqualAny.Single.cs:line 52
   at Program.<<Main>$>g__TestExecutor727|0_728(StreamWriter tempLogSw, StreamWriter statsCsvSw, <>c__DisplayClass0_0&)

Tagging subscribers to this area: @JulieLeeMSFT, @jakobbotsch
See info in area-owners.md if you want to be subscribed.

Issue Details

---

Failed in: runtime-coreclr jitstress-random 20230917.1

Failed tests:

coreclr linux arm Checked jitstress_random_2 @ (Ubuntu.1804.Arm32.Open)Ubuntu.1804.Armarch.Open@mcr.microsoft.com/dotnet-buildtools/prereqs:ubuntu-18.04-helix-arm32v7
    - _Vector128_ro::JIT.HardwareIntrinsics.General._Vector128.Program.LessThanOrEqualAnySingle()

Error message:

One or more scenarios did not complete as expected.

Stack trace:

   at JIT.HardwareIntrinsics.General._Vector128.Program.LessThanOrEqualAnySingle() in /__w/1/s/artifacts/tests/coreclr/obj/AnyOS.x64.Checked/Managed/JIT/HardwareIntrinsics/General/Vector128/Vector128_ro/Vector128_ro/gen/LessThanOrEqualAny.Single.cs:line 52
   at Program.<<Main>$>g__TestExecutor727|0_728(StreamWriter tempLogSw, StreamWriter statsCsvSw, <>c__DisplayClass0_0&)

Author:	v-wenyuxu
Assignees:	-
Labels:	os-linux, JitStress, area-CodeGen-coreclr
Milestone:	-

[BruceForstall]

@TIHan Can you take a look?

[TIHan]

Sure, will look into it.

[TIHan]

I'm able to reproduce it now.

This is the specific code that's not behaving correctly with ARM32 JitStress=9a and TC=0:

            var result = Vector128.LessThanOrEqualAny(
                Unsafe.Read<Vector128<Single>>(_dataTable.inArray1Ptr),
                Unsafe.Read<Vector128<Single>>(_dataTable.inArray2Ptr)
            );

[TIHan]

Stress modes that cause this are: STRESS_BB_PROFILE and STRESS_REVERSE_FLAG together.