Skip to content

[codegen] reject zero-bit literals, they are invalid in verilog #4050

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
cdleary wants to merge 3 commits into
base: main
Choose a base branch
from

codegen array slice with unrepresented operands

d2ae228
Select commit
Loading
Failed to load commit list.
Draft

[codegen] reject zero-bit literals, they are invalid in verilog #4050

codegen array slice with unrepresented operands
d2ae228
Select commit
Loading
Failed to load commit list.
Google CLA / cla/google succeeded Apr 6, 2026 in 7s

✅ All contributors are covered under a CLA with Google

See https://cla.developers.google.com/ for more info about Google's Contributor License Agreement (CLA).

ℹ️ Googlers: Go here to view more details and manage scans for this pull request.

Details

The following contributors were found for this pull request:

✅ d2ae228 Author: @cdleary <cd****y​@openai.com>

(Only the first commit for a unique contributor is listed.)

View more details on Google CLA