Skip to content

Move TRL-5 reports from CORE-V-VERIF to PROGRAMS #592

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
DBees merged 1 commit into from
Apr 13, 2023
Merged

Move TRL-5 reports from CORE-V-VERIF to PROGRAMS #592

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
The table of contents is too big for display.
Diff view
Diff view
  •  
  •  
  •  
6 changes: 5 additions & 1 deletion milestones/CV32E40P/README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1 +1,5 @@
### Milestone Checklists for the CV32E40P
### TRL-5 Checklists and Reports for the CV32E40P
The OpenHW Group asserts that the documentation, implementation and verification of the CV32E40P v1.0.0 meets the criteria for Technical Readiness Level 5.
The directories and files below this point store the completed checklists, reports (and waivers) in support of this claim.
- **RTL_Freeze_v1.0.0** : checklists for the v1.0.0 tag of CV32E40P.
- **Reports** : Code and Functional coverage reports in support of RTL Freeze.
1 change: 1 addition & 0 deletions milestones/CV32E40P/Reports/cv32e40p/2020-11-02/.report_title
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1 @@
cv32e40p coverage report 201102
Loading