Skip to content

Fix: gdb cannot parse some regs value when debugging ARM64 #1526

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
elicn merged 3 commits into from
Mar 18, 2025
Merged

Fix: gdb cannot parse some regs value when debugging ARM64 #1526

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
d9ed2db
Add arm64 regs
the-soloist Jan 9, 2025
f8ae6a6
Merge branch 'dev' into dev-fix-gdb-arm64
the-soloist Mar 8, 2025
eac5591
Remove `tpidr_el0` and `cpsr`
the-soloist Mar 13, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 2 additions & 1 deletion qiling/arch/arm64.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -45,7 +45,8 @@ def regs(self) -> QlRegisterManager:
**arm64_const.reg_map_q,
**arm64_const.reg_map_s,
**arm64_const.reg_map_w,
**arm64_const.reg_map_v
**arm64_const.reg_map_v,
**arm64_const.reg_map_fp
)

pc_reg = 'pc'
Expand Down
6 changes: 6 additions & 0 deletions qiling/arch/arm64_const.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -68,6 +68,7 @@
"pc": UC_ARM64_REG_PC,
"lr": UC_ARM64_REG_LR,
"cpacr_el1": UC_ARM64_REG_CPACR_EL1,
"pstate": UC_ARM64_REG_PSTATE,
}

reg_map_b = {
Expand Down Expand Up @@ -313,3 +314,8 @@
"v30": UC_ARM64_REG_V30,
"v31": UC_ARM64_REG_V31
}

reg_map_fp = {
"fpcr": UC_ARM64_REG_FPCR,
"fpsr": UC_ARM64_REG_FPSR
}
5 changes: 3 additions & 2 deletions qiling/debugger/gdb/xmlregs.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -15,7 +15,8 @@
)
from qiling.arch.arm64_const import (
reg_map as arm64_regs,
reg_map_v as arm64_regs_v
reg_map_v as arm64_regs_v,
reg_map_fp as arm64_reg_map_fp
)
from qiling.arch.mips_const import (
reg_map as mips_regs_gpr
Expand Down Expand Up @@ -133,7 +134,7 @@ def __load_regsmap(archtype: QL_ARCH, xmltree: ElementTree.ElementTree) -> Seque
QL_ARCH.X8664: dict(**x86_regs_64, **x86_regs_misc, **x86_regs_cr, **x86_regs_st, **x86_regs_xmm, **x86_regs_ymm),
QL_ARCH.ARM: dict(**arm_regs, **arm_regs_vfp, **arm_regs_q, **arm_regs_s),
QL_ARCH.CORTEX_M: arm_regs,
QL_ARCH.ARM64: dict(**arm64_regs, **arm64_regs_v),
QL_ARCH.ARM64: dict(**arm64_regs, **arm64_regs_v, **arm64_reg_map_fp),
QL_ARCH.MIPS: dict(**mips_regs_gpr)
}[archtype]

Expand Down