Describe the bug
Bit #5 in REG_IRQ_IL2MD(0): 0xb00050 is not set. Expectation is that the bit will be set for all DSP cores.
Since in a default mask bit #5 is set (#define REG_IRQ_IL2MD_ALL 0x03F181F0) there is a need to investigate how the bit is cleared.