SystemVerilog DDFS project on FPGA. Includes LUT design and sine wave generation.
-
Updated
Dec 18, 2024 - SystemVerilog
SystemVerilog DDFS project on FPGA. Includes LUT design and sine wave generation.
Add a description, image, and links to the ddfs topic page so that developers can more easily learn about it.
To associate your repository with the ddfs topic, visit your repo's landing page and select "manage topics."