PCIe fpga project on the LiteFury Xilinx Artix-7 fpga dev board, Verilog created from scratch with a simplified flat hierarchy using the AXI4 pcie core.
-
Updated
Dec 14, 2025 - Verilog
#
litefury
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the litefury topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the litefury topic, visit your repo's landing page and select "manage topics."