Skip to content

scripts/ipkg-build: fix deprecated GZIP environment variable warning#7

Closed
wongsyrone wants to merge 1 commit intolede-project:masterfrom
wongsyrone:gzip-warning
Closed

scripts/ipkg-build: fix deprecated GZIP environment variable warning#7
wongsyrone wants to merge 1 commit intolede-project:masterfrom
wongsyrone:gzip-warning

Conversation

@wongsyrone
Copy link
Contributor

According to gzip 1.7 release note:

The GZIP environment variable is now obsolescent; gzip now warns if
it is used, and rejects attempts to use dangerous options or operands.
You can use an alias or script instead.

Fix this warning by using pipe instead

Signed-off-by: Syrone Wong wong.syrone@gmail.com

According to gzip 1.7 release note:

The GZIP environment variable is now obsolescent; gzip now warns if
it is used, and rejects attempts to use dangerous options or operands.
You can use an alias or script instead.

Fix this warning by using pipe instead

Signed-off-by: Syrone Wong <wong.syrone@gmail.com>
@jow-
Copy link
Member

jow- commented May 13, 2016

@jow- jow- closed this May 13, 2016
@wongsyrone wongsyrone deleted the gzip-warning branch May 13, 2016 14:31
13hakta added a commit to 13hakta/source that referenced this pull request Feb 10, 2017
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Feb 10, 2017
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Feb 16, 2017
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Feb 19, 2017
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Feb 19, 2017
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Mar 22, 2017
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Mar 22, 2017
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Apr 16, 2017
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Apr 16, 2017
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
admiral0 pushed a commit to admiral0/lede-rango that referenced this pull request Apr 27, 2017
13hakta added a commit to 13hakta/source that referenced this pull request May 16, 2017
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request May 16, 2017
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
kovz pushed a commit to kovz/source that referenced this pull request Jul 20, 2017
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as lede-project#1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,lede-project#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
kovz pushed a commit to kovz/source that referenced this pull request Jul 20, 2017
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
kovz pushed a commit to kovz/source that referenced this pull request Sep 1, 2017
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as lede-project#1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,lede-project#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
kovz pushed a commit to kovz/source that referenced this pull request Sep 1, 2017
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 17, 2018
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 17, 2018
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 17, 2018
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 17, 2018
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 17, 2018
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 17, 2018
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 18, 2018
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 18, 2018
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 18, 2018
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 18, 2018
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 19, 2018
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 19, 2018
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 19, 2018
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 19, 2018
On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
Port lede-project#7 works in RGMII mode only and present only on RTL8367RB.
Ports are numbered sequentially and so port lede-project#5 must be avoided as
only ports 0-4,6,7 are present on board.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 24, 2018
Ports are handled sequentially and indexed from 0 to 7.
But boards has different numeration and port functionality
so absent port must be avoided.

On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
RTL8367RB has ports numbered 0-4,6,7. Must skip lede-project#5.
RTL8367R-VB has ports numbered 0-6. Must skip lede-project#7.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 25, 2018
Driver supports 2 chip versions: RTL8367RB, RTL8367R-VB. Each of them has 2 external ports.
RTL8367RB has ports indexed as #1,lede-project#2 (PHY lede-project#6, lede-project#7).
RTL8367R-VB has ports indexed as #0,#1 (PHY lede-project#5,lede-project#6).
Map ports so that extif0 complies to external port 0 or 1 depending on chip ID.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
13hakta added a commit to 13hakta/source that referenced this pull request Jun 25, 2018
Ports are handled sequentially and indexed from 0 to 7.
But boards has different numeration and port functionality
so absent port must be avoided.

On RTL8367R-VB/RB chips present 2 external ports of maximum 3.
RTL8367RB has ports numbered 0-4,6,7. Must skip lede-project#5.
RTL8367R-VB has ports numbered 0-6. Must skip lede-project#7.

Signed-off-by: Vitaly Chekryzhev <13hakta@gmail.com>
jow- pushed a commit that referenced this pull request May 12, 2021
The code uses get_mtd_device_nm() which must be followed by a call to
put_mtd_device() once the handle is no longer used.

This fixes spurious shutdown console messages such as:
[ 2256.334562] Removing MTD device #7 (soft_config) with use count 1

Reported-by: Koen Vandeputte <koen.vandeputte@ncentric.com>
Tested-by: Koen Vandeputte <koen.vandeputte@ncentric.com>
Signed-off-by: Thibaut VARÈNE <hacks@slashdirt.org>
jow- pushed a commit that referenced this pull request May 12, 2021
The code uses get_mtd_device_nm() which must be followed by a call to
put_mtd_device() once the handle is no longer used.

This fixes spurious shutdown console messages such as:
[ 2256.334562] Removing MTD device #7 (soft_config) with use count 1

Reported-by: Koen Vandeputte <koen.vandeputte@ncentric.com>
Tested-by: Koen Vandeputte <koen.vandeputte@ncentric.com>
Signed-off-by: Thibaut VARÈNE <hacks@slashdirt.org>
(cherry picked from commit 4e385a2)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants